

**Amendments to the Claims**

This listing of claims will replace all prior versions, and listings, of claims in the application.

**Listing of Claims:**

1. (previously presented) An interrupt request controller for processing a plurality of interrupt logic signals, such controller, comprising:
  - a programmable bit masking section fed by the interrupt logic signals, adapted to mask selected ones of the interrupt signals;
  - an interrupt section fed by the programmable mask section for coupling unmasked ones of the interrupt signals to a plurality of outputs selectively in accordance with a predetermined criteria, such predetermined criteria being established by a second mask.
2. (cancelled)
3. (cancelled)
4. (cancelled)
5. (original) An interrupt request controller for processing a plurality of interrupt logic signals, such controller, comprising:
  - a programmable section fed by the interrupt signals, for selecting assertion sense and/or assertion type of each one of the interrupt signals;
  - a programmable bit masking section coupled to the programmable assertion sense/assertion type section, adapted to mask selected ones of the interrupt signals;

an interrupt section fed by the programmable mask section for coupling unmasked ones of the interrupt signals to a plurality of outputs selectively in accordance with a predetermined criteria, such predetermined criteria being established by a second mask.

6. (original) The interrupt request controller recited in claim 5 wherein the programmable assertion sense and/or assertion type section includes for each one of the interrupt logic signals an interrupt sense register for storing a bit representative of whether the logic state of the interrupt logic signal should be, or should not be, inverted.

7. (original) The interrupt request controller recited in claim 6 wherein the programmable assertion sense and/or assertion type section includes for each one of the interrupt logic signals, an interrupt type register for storing a bit representative of whether the logic state of the interrupt logic signal should remain as an edge or be converted to a level.

8. (previously presented) The interrupt request controller recited in claim 5 wherein the programmable assertion sense and/or assertion type section includes for each one of the interrupt logic signals, an interrupt type register for storing a bit representative of whether the logic state of the interrupt logic signal should remain as an edge or be converted to a level.

9. (previously presented) The interrupt request controller recited in claim 5 wherein the programmable assertion sense and/or assertion type section includes for each one of the interrupt logic signals, an interrupt type register for storing a bit representative of whether the logic state of the interrupt logic signal should remain as an edge or be converted to a level.

10. (cancelled)